## FHP3194

4：1 High－Speed Multiplexer

## Features

■ 0.1 dB gain flatness to $90 \mathrm{MHz} @ 2 \mathrm{~V}_{\mathrm{pp}}$
■ 0．02\％／0．05 differential gain／phase error
■ 500 MHz large signal -3 dB bandwidth at $\mathrm{G}=2$
■ $2200 \mathrm{~V} / \mu \mathrm{s}$ slew rate
■ 75mA output current（easily drives two video loads）
■ 70dB channel－to－channel isolation
■ 13mA supply current
■ 3.5 mA supply current in disable mode
■ 2.5 mA supply current in shutdown mode
■ Fully specified at $\pm 5 \mathrm{~V}$ supplies
■ Lead－free SOIC－14 and TSSOP－14 packages

## Applications

■ Video switchers and routers
■ Multiple input HDTV switching
■ Picture－in－picture video switch
■ Multi－channel ADC driver

## Description

The FHP3194 is a 4：1 analog multiplexer designed for high－speed video applications．The output amplifier is a high－speed current feedback amplifier that offers stellar large signal performance of $500 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth and 90 MHz 0.1 dB bandwidth．The gain of the output amplifier is selectable through two external resistors（ $R_{f}$ and $R_{g}$ ）， allowing further design flexibility．The $2 \mathrm{~V}_{\mathrm{pp}}$ bandwidth performance and $2200 \mathrm{~V} / \mu \mathrm{s}$ slew rate exceed the requirements of high－definition television（HDTV）and other multimedia applications．The output amplifier also provides ample output current to drive multiple video loads．

Two address bits（A0 and A1）are used to select one of the four inputs．The FHP3194 offers better than 70dB channel isolation．

The FHP3194 offers both shutdown and disable capability． During shutdown，the FHP3194 consumes only 2.5 mA of supply current．During disable mode，only the output amplifier is disabled，reducing output glitches and allowing for multiplexer expansion．

## Functional Block Diagram



## Ordering Information

| Part Number | Package | Pb－Free | Operating <br> Temperature Range | Packaging <br> Method |
| :--- | :---: | :---: | :---: | :---: |
| FHP3194IM14X | SOIC－14 | Yes | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Reel |
| FHP3194IMTC14X | TSSOP－14 | Yes | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Reel |

[^0]
## Pin Configuration



## Pin Assignments

| Pin\# | Pin Name | Description |
| :---: | :---: | :--- |
| 1 | IN1 | Input, channel 1 |
| 2 | GND | Must be connected to ground |
| 3 | IN2 | Input, channel 2 |
| 4 | GND | Must be connected to ground |
| 5 | IN3 | Input, channel 3 |
| 6 | - Vs | Negative supply |
| 7 | IN4 | Input, channel 4 |
| 8 | A0 | Logic input A0 |
| 9 | A1 | Logic input A1 |
| 10 | $\overline{\text { EN }}$ | Enable pin, "1" = Disable, "0" = Enable; Enabled when left floating |
| 11 | SD | Shutdown pin, "1" = Shutdown, "0" = Active; Active when left floating |
| 12 | - VIN | Inverting Input of output amplifier |
| 13 | OUT | Output |
| 14 | +Vs | Positive supply |

## Truth Table

| A0 | A1 | EN | SD | OUT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | CH 4 |
| 0 | 1 | 0 | 0 | CH 3 |
| 1 | 0 | 0 | 0 | CH 2 |
| 0 | 0 | 0 | 0 | CH 1 |
| X | X | 1 | 0 | Disable |
| X | X | X | 1 | Shutdown |

## Absolute Maximum Ratings

The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table defines the conditions for actual device operation.

| Parameter | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | 0 | 12.6 | V |
| Input Voltage Range | $-\mathrm{V}_{\mathrm{s}}-0.5 \mathrm{~V}$ | $+\mathrm{V}_{\mathrm{s}}+0.5 \mathrm{~V}$ | V |

## Reliability Information

| Parameter | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Junction Temperature |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10s) |  |  | 300 | ${ }^{\circ} \mathrm{C}$ |
| Package Thermal Resistance |  |  |  |  |
| 14-Lead TSSOP ${ }^{1}$ |  | 113 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 14-Lead SOIC ${ }^{1}$ |  | 125 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Notes:

1. Package thermal resistance $\left(\theta_{J A}\right)$, JDEC standard, multi-layer test boards, still air.

## ESD Protection

| Product | SOIC-14 | TSSOP-14 |
| :--- | :---: | :---: |
| Human Body Model (HBM) | 3.5 kV | 3 kV |
| Charged Device Model (CDM) | 2 kV | 2 kV |

## Recommended Operating Conditions

| Parameter | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Operating Temperature Range | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage Range | 5 |  | 12 | V |

## Electrical Characteristics at $\pm 5 \mathrm{~V}$

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{f}}=475 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{G}=2$; unless otherwise noted.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Domain Response |  |  |  |  |  |  |
| UGBW | -3dB Bandwidth | $\begin{aligned} & \mathrm{G}=+1, \mathrm{R}_{\mathrm{f}}=1.5 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{OUT}}=0.2 \mathrm{~V}_{\mathrm{pp}} \end{aligned}$ |  | 1200 |  | MHz |
| $\mathrm{BW}_{\text {SS }}$ | -3dB Bandwidth | $\mathrm{G}=+2, \mathrm{~V}_{\text {OUT }}=0.2 \mathrm{~V}_{\mathrm{pp}}$ |  | 800 |  | MHz |
| BW LS | Full Power Bandwidth | $\mathrm{G}=+2, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{pp}}$ |  | 500 |  | MHz |
|  | 0.1 dB Gain Flatness | $\mathrm{G}=+2, \mathrm{~V}_{\text {OUT }}=0.2 \mathrm{~V}_{\mathrm{pp}}$ |  | 200 |  | MHz |
|  | 0.1 dB Gain Flatness | $\mathrm{G}=+2, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{pp}}$ |  | 90 |  | MHz |
| Time Domain Response |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Rise and Fall Time | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ step; (10\% to 90\%) |  | 1 |  | ns |
| ts | Settling Time to 0.1\% | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ step |  | 15 |  | ns |
| OS | Overshoot | $\mathrm{V}_{\text {OUT }}=0.2 \mathrm{~V}$ step |  | 4 |  | \% |
| SR | Slew Rate | 4V step |  | 2200 |  | V/us |
| Distortion / Noise Response |  |  |  |  |  |  |
| HD2 | 2nd Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{pp}}, 5 \mathrm{MHz}$, worst channel |  | -68 |  | dBc |
| HD3 | 3rd Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{pp}}, 5 \mathrm{MHz}$, worst channel |  | -89 |  | dBc |
| THD | Total Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{pp}}, 5 \mathrm{MHz}$, worst channel |  | -67 |  | dB |
| DG | Differential Gain | NTSC (3.58MHz), DC-coupled |  | 0.02 |  | \% |
| DP | Differential Phase | NTSC (3.58MHz), DC-coupled |  | 0.05 |  | - |
| $\mathrm{e}_{\mathrm{n}}$ | Input Voltage Noise | $>1 \mathrm{MHz}$ |  | 7 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| $\mathrm{i}_{\mathrm{n}}+$ | Input Current Noise (+) | $>1 \mathrm{MHz}$ |  | 22 |  | $\mathrm{pA} / \mathrm{Hz}$ |
| $\mathrm{i}_{\mathrm{n}}$ - | Input Current Noise (-) | $>1 \mathrm{MHz}$ |  | 16 |  | $\mathrm{pA} / \mathrm{Hz}$ |
| $\mathrm{X}_{\text {TALK }}$ | All Hostile Crosstalk | Channel-to-channel 5MHz/ 30 MHz , worst CH combination |  | -68/-53 |  | dB |

## DC Performance

| $\mathrm{V}_{\mathrm{IO}}$ | Input Offset Voltage ${ }^{(1)}$ |  | -9 | 1 | +9 | mV |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{dV} \mathrm{I}_{\mathrm{IO}}$ | Average Drift |  |  | 8.5 |  | $\mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{IOM}}$ | Input Offset Voltage Matching ${ }^{(1)}$ | Channel-to-channel | -5 | 0.8 | 5 | mV |
| $\mathrm{I}_{\mathrm{bn}}$ | Input Bias Current Non-inverting ${ }^{(1)}$ | Pins 1,3,5,7 | -30 | 4 | 30 | $\mu \mathrm{~A}$ |
| $\mathrm{dl}_{\mathrm{bn}}$ | Average Drift |  |  | 25 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{bi}}$ | Input Bias Current Inverting ${ }^{(1)}$ | Pin 12 | -35 | 13 | 35 | $\mu \mathrm{~A}$ |
| $\mathrm{dI}_{\mathrm{bni}}$ | Average Drift |  |  | 20 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| GM | Gain Matching | Channel-to-channel |  | 0.02 |  | $\%$ |
| PSRR | Power Supply Rejection Ratio ${ }^{(1)}$ | DC | 54 | 65 |  | dB |
| $\mathrm{I}_{\mathrm{S}}$ | Supply Current ${ }^{(1)}$ |  |  | 13 | 18 | mA |
| $\mathrm{I}_{\mathrm{EN}}$ | Disable Supply Current ${ }^{(1)}$ | Disable mode |  | 3.5 | 6 | mA |
| $\mathrm{I}_{\mathrm{SD}}$ | Shutdown Supply Current ${ }^{(1)}$ | Shutdown mode |  | 2.5 | 5 | mA |
| S |  |  |  |  |  |  |

Switching Characteristics

| $\mathrm{T}_{\text {S }}$ | Switching Time 50\% Logic to: | Channel-to-channel |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $90 \%$ output ( $10 \%$ output settling) ${ }^{(2)}$ | $\mathrm{IN} 1, \mathrm{IN} 3=+0.5 \mathrm{~V}$; <br> $\mathrm{IN} 2, \mathrm{IN} 4=-0.5 \mathrm{~V}$ | 25 | ns |
|  | 99\% output (1\% output settling) ${ }^{(2)}$ | $\begin{aligned} & \text { IN1, } \mathrm{IN} 3=+0.5 \mathrm{~V} \\ & \mathrm{IN} 2, \mathrm{IN} 4=-0.5 \mathrm{~V} \end{aligned}$ | 40 | ns |
| $\mathrm{V}_{\text {SW }}$ | Channel Switch. Trans. (Glitch) | All inputs grounded | 375 | mV pp |

## Notes:

1. $100 \%$ tested at $25^{\circ} \mathrm{C}$

## Electrical Characteristics at $\pm 5 \mathrm{~V}$ (Continued)

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{f}}=475 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$, and $\mathrm{G}=2$ unless otherwise noted.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Inputs |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic-High Threshold | A0, A1, $\overline{\mathrm{EN}}$, and SD pins | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Logic-Low Threshold | A0, A1, EN, and SD pins |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Logic Pin Input Current High | $A 0, A 1, \overline{E N}$, and SD pins Logic input $=0 \mathrm{~V}$ |  | 22 |  | $\mu \mathrm{A}$ |
| IIL | Logic Pin Input Current Low | A0, A1, $\overline{E N}$, and SD pins Logic input $=0 \mathrm{~V}$ |  | 0 |  | $\mu \mathrm{A}$ |
| Disable Characteristics |  |  |  |  |  |  |
| $\overline{E N}_{\text {ISO }}$ | Disable Isolation | $5 \mathrm{MHz} / 30 \mathrm{MHz}$, worst comb. |  | -76/-61 |  | dB |
| SDISO | Shutdown Isolation | $5 \mathrm{MHz} / 30 \mathrm{MHz}$, worst comb. |  | -76/-61 |  | dB |
| $\mathrm{CH}_{\text {ISO }}$ | CH -to-CH Isolation ${ }^{(3)}$ | $5 \mathrm{MHz} / 30 \mathrm{MHz}$, worst comb. |  | -70/-55 |  | dB |
| $\overline{\mathrm{EN}} \mathrm{T}_{\text {ON }}$ | Turn-on time (Disable to ON) | $\mathrm{V}_{\text {IN }}=500 \mathrm{mV}$ |  | 30 |  | ns |
| $\overline{\mathrm{EN}} \mathrm{T}_{\text {OFF }}$ | Turn-off time (ON to Disable) | $\mathrm{V}_{\text {IN }}=500 \mathrm{mV}$ |  | 65 |  | ns |
| SDTON | Turn-on time (Shutdown to ON) | $\mathrm{V}_{\text {IN }}=500 \mathrm{mV}$ |  | 32 |  | ns |
| SDTOFF | Turn-off time (ON to Shutdown) | $\mathrm{V}_{\text {IN }}=500 \mathrm{mV}$ |  | 66 |  | ns |
| Input Characteristics |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance |  |  | 188 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 1.7 |  | pF |
| CMIR | Input Common Mode V Range |  |  | $\pm 3.1$ |  | V |
| CMRR | Common Mode Rejection Ratio ${ }^{(1)}$ | DC | 50 | 60 |  | dB |
| Output Characteristics |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  | $\pm 4.0$ |  | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega^{(1)}$ | $\pm 3.2$ | $\pm 3.8$ |  | V |
| IOUT | Linear Output Current | $\mathrm{V}_{\text {IN }}=0$ |  | $\pm 75$ |  | mA |
| ISC | Short-Circuit Output Current | $\mathrm{V}_{\text {OUT }}=\mathrm{GND}, \mathrm{R}_{\mathrm{L}}=0 \Omega$ |  | $\pm 100$ |  | mA |
| ROUT | Output Resistance | Enabled |  | 0.1 |  | $\Omega$ |
|  |  | Disabled |  | 1 |  | $\mathrm{k} \Omega$ |
| COUT | Output Capacitance |  |  | 3.7 |  | pF |

## Notes:

1. $100 \%$ tested at $25^{\circ} \mathrm{C}$
2. SD and $\overline{\mathrm{EN}}$ pins are grounded. IN 1 and $\mathrm{IN} 3=+0.5 \mathrm{~V}, \mathrm{IN} 2$ and $\mathrm{IN} 4=-0.5 \mathrm{~V}$, see truth table to properly set A 0 and A 1 based on the channels driven. Switching time is the transition time from $50 \%$ of A0 or A1 input value ( +2.5 V ) to the time at which the switched channel is at $90 \%$ (or $99 \%$ ) of its final value
3. Driving one channel and looking at worst case value from remaining channels.

## Typical Performance Characteristics

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{f}}=475 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$, and $\mathrm{G}=2$ unless otherwise noted.


Figure 1. Non-Inverting Freq. Response


Figure 3. Recommended $\mathrm{R}_{\mathrm{f}}$ vs. Gain


Figure 5. Frequency Response vs. $\mathrm{C}_{\mathrm{L}}$


Figure 2. Gain Flatness vs. Frequency


Figure 4. Gain Flatness vs. Frequency


Figure 6. Frequency Response vs. $\mathbf{V}_{\text {out }}$

## Typical Performance Characteristics

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{f}}=475 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$, and $\mathrm{G}=2$ unless otherwise noted.


Figure 7. PSRR vs. Frequency


Figure 9. Open Loop Transimpedance Gain and Phase


Figure 11. HD3 vs. Frequency


Figure 8. CMRR vs. Frequency


Figure 10. HD2 vs. Frequency


Figure 12. HD2 vs. $\mathbf{V}_{\text {out }}$

## Typical Performance Characteristics

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{f}}=475 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$, and $\mathrm{G}=2$ unless otherwise noted.


Figure 13. HD3 vs. VOUT


Figure 15. Differential Gain and Phase


Figure 17. Pulse Response


Figure 14. Differential Gain and Phase


Figure 16. Output Swing vs. $\mathrm{R}_{\mathrm{L}}$


Figure 18. Pulse Response

## Typical Performance Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{f}}=475 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$, and $\mathrm{G}=2$ unless otherwise noted.


Figure 19. Pulse Response


Figure 21. A0 Switching Glitch


Figure 23. Shutdown Switching Time


Figure 20. Channel Switching Time


Figure 22. A1 Switching Glitch


Figure 24. Shutdown Switching Glitch

## Typical Performance Characteristics

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{f}}=475 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$, and $\mathrm{G}=2$ unless otherwise noted.


Figure 25. Enable Switching Time


Figure 27. Off Isolation vs. Frequency


Figure 29. Input Voltage Noise


Figure 26. Enable Switching Glitch


Figure 28. Crosstalk vs. Frequency


Figure 30. Closed-Loop Output Impedance

## Application Information

## Circuit Diagrams



Figure 31. Typical Application Circuit 6dB Gain ( $\mathbf{G}=2$ )


Figure 32. Typical Application Circuit 0dB Gain (G = 1)

## Application Information

## General Description

The FHP3194 4:1 multiplexer has four analog switches that drive the positive input of a high-speed current feedback amplifier. It is designed so that only one channel is on at a time. Tie unused inputs to ground.

Figures 31 and 32 show typical application circuits for the FHP3194 in 6dB $(G=2)$ and $0 \mathrm{~dB}(\mathrm{G}=1)$ configurations.

## $\mathbf{R}_{\mathrm{f}}$ and $\mathbf{R}_{\mathrm{g}}$ Selection

The output of the FHP3194 is a current feedback amplifier. The gain of this amplifier is set by two external resistors: $\mathrm{R}_{\mathrm{f}}$ and $\mathrm{R}_{\mathrm{g}}$. The frequency response and closed-loop bandwidth of the current feedback amplifier are highly dependant on the value of $R_{f}$. For a gain of two, use $R_{f}=$ $475 \Omega$. For other gains, refer to the $R_{f}$ vs. GAIN plot in Figure 3. In general, a lower $R_{f}$ peaks the frequency response and increases bandwidth, while a higher $R_{f}$ will decrease bandwidth and roll off the frequency response.
A feedback resistor is required for unity gain ( $G=1$ ); the recommended value is $1.5 \mathrm{k} \Omega$.

## A0, A1

The A0 and A1 logic pins are TTL/CMOS compatible and are used to select which of the four inputs connects to the output. Refer to the TRUTH TABLE on page 2 for more information. Channel 1 is selected if both pins are left floating.

## EN, SD

The FHP3194 offers both shutdown and disable capability. The $\overline{\mathrm{EN}}$ (enable) pin is active low. During disable mode ( $\overline{\mathrm{EN}}=1$ ), only the output amplifier is disabled, reducing output glitches and allowing for multiplexer expansion. The FHP3194 is enabled when the $\overline{\mathrm{EN}}$ pin is left floating or grounded.

The SD (shutdown) pin is active high. During shutdown (SD = 1), the FHP3194 consumes only 2.5 mA of supply current. The FHP3194 is enabled when the SD pin is left floating or grounded.

## Supply Voltage

The FHP3194 operates from a single supply of 5 V to 12 V or dual supplies of $\pm 2.5 \mathrm{~V}$ to $\pm 6.0 \mathrm{~V}$. For low supply voltage operation, ensure that the common mode input voltage range (CMIR) or output voltage range $\left(\mathrm{V}_{\mathrm{O}}\right)$ are not exceeded. Exceeding the CMIR or $\mathrm{V}_{\mathrm{O}}$ range puts the FHP3194 into an overdrive condition. For example, the typical CMIR for the FHP3194 is $\pm 3.1 \mathrm{~V}$ at $\pm 5 \mathrm{~V}$ supply, which means 1.9 V of headroom is required from each supply.

At a single 5 V supply, the CMIR becomes 1.9 V to 3.1 V . The same theory can be applied to the $\mathrm{V}_{\text {OUT }}$ range.

## Driving Video

The FHP3194 is designed to drive high-speed video. 90 MHz 0.1 dB bandwidth at $2 \mathrm{~V}_{\mathrm{pp}}$ output, $0.02^{\circ} / 0.05 \%$ differential gain/phase, and $\pm 75 \mathrm{~mA}$ output current make the FHP3194 suitable for driving standard-definition, highdefinition, or PC graphics video.

## Driving Video with a Single 5V Supply

The FHP3194 drives video signals from a single 5V supply at $G=1$ only. At higher gains, the CMIR and $V_{0}$ range is not suitable for passing video without clipping the signal.

## Driving Capacitive Loads

The FREQUENCY RESPONSE VS. CL plot in Figure 5, illustrates the response of the FHP3194. A small series resistance $\left(R_{\mathrm{S}}\right)$ at the output of the amplifier, illustrated in Figure 33, improves stability and settling performance. $\mathrm{R}_{\mathrm{S}}$ values in the FREQUENCY RESPONSE VS. C plot were chosen to achieve maximum bandwidth with less than 1 dB of peaking. For maximum flatness, use a larger $R_{S}$.


## Figure 33. Typical Topology for Driving Capacitive Loads

## Power Dissipation

The maximum internal power dissipation allowed is directly related to the maximum junction temperature. If the maximum junction temperature exceeds $150^{\circ} \mathrm{C}$ for an extended time, device failure may occur. The FHP3194 is short-circuit protected; however, this may not guarantee that the maximum junction temperature $\left(+150^{\circ} \mathrm{C}\right)$ is not exceeded under all conditions. RMS power dissipation can be calculated using the following equation:

Power Dissipation =
$\mathrm{I}_{\mathrm{S}}{ }^{*}\left(\mathrm{~V}_{\mathrm{S}^{+}}-\mathrm{V}_{\mathrm{S}-}\right)+\left(\mathrm{V}_{\mathrm{S}^{+}}-\mathrm{V}_{\mathrm{O}(\mathrm{RMS})}\right){ }^{*} \operatorname{I} \operatorname{IOUT}(\mathrm{RMS})$
where $\mathrm{I}_{\mathrm{S}}$ is the supply current, $\mathrm{V}_{\mathrm{S}^{+}}$is the positive supply pin voltage, $\mathrm{V}_{\mathrm{S}_{-}}$is the negative supply pin voltage, $\mathrm{V}_{\mathrm{O}}(\mathrm{RMS})$ is the RMS output voltage, and IOUT(RMS) is the RMS output current delivered to the load. Follow the maximum power derating curves shown in Figure 34 to ensure proper operation.


Figure 34. Maximum Power Derating

## Overdrive Recovery

For an amplifier, an overdrive condition occurs when the output and/or input ranges are exceeded. The recovery time varies based on whether the input or output is overdriven and by how much the ranges are exceeded. The FHP3194 typically recovers in less than 75ns from an overdrive condition. Figure 35 shows the FHP3194 in an overdriven condition.


Figure 35. Overdrive Recovery

## Layout Considerations

General layout and supply bypassing play major roles in high-frequency performance. Fairchild has evaluation boards to use as a guide for high-frequency layout and as aid in device testing and characterization. Follow the guidelines below as a basis for high-frequency layout:

- Include $6.8 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ ceramic capacitors.
- Place the $6.8 \mu \mathrm{~F}$ capacitor within 0.75 inches of the power pin.

Place the $0.1 \mu \mathrm{~F}$ capacitor within 0.1 inches of the power pin.
$\square$ Remove the ground plane under and around the part, especially near the input and output pins and under $R_{f}$ and $R_{g}$, to reduce parasitic capacitance.
Minimize all trace lengths to reduce series inductances.
For current feedback amplifiers, stray capacitance from the inverting input (pin 12) to ground or to the output (pin 13) increases peaking in the AC response. For optimum performance, place $R_{f}$ and $R_{g}$ as close to the FHP3194 as possible. Small-size surface-mount resistors are recommended.

Avoid the use of vias near the device; vias add unwanted inductance.

If traces of greater than one inch are required, use stripline or microstrip techniques designed with characteristic impedances of $50 \Omega$ or $75 \Omega$ that are properly terminated with impedance-matching elements at each end.

Refer to the evaluation board layouts for more information.

## Evaluation Board Information

The following evaluation boards are available to aid in the testing and layout of these devices:

| Evaluation Board | Products |
| :--- | :--- |
| KEB022 | FHP3194IM14X |
| KEB025 | FHP3194IMTC14X |



Figure 36. KEB022 Top-Side


Figure 37. KEB022 Bottom-Side


Figure 38. KEB025 Top-Side


Figure 39. KEB025 Bottom-Side

*Choose R1-1, R1-2, R1-3, R1-4, and R Rout for proper impedance matching. R2, R3, R4, and R5 are optional.
Figure 40. FHP3194 Schematic Diagram

## Mechanical Dimensions



Figure 41. SOIC-14 Package

## Mechanical Dimensions



MTC14revD

Figure 42. TSSOP-14 Package

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx ${ }^{\text {TM }}$ | FACT Quiet Series ${ }^{\text {TM }}$ | OCX ${ }^{\text {™ }}$ | SILENT SWITCHER ${ }^{\circledR}$ | UniFET ${ }^{\text {TM }}$ |
| :---: | :---: | :---: | :---: | :---: |
| ActiveArray ${ }^{\text {TM }}$ | Global Optoisolator ${ }^{\text {TM }}$ | OCXPro ${ }^{\text {TM }}$ | SMART START ${ }^{\text {TM }}$ | UltraFET ${ }^{\text {® }}$ |
| Bottomless ${ }^{\text {TM }}$ | $\mathrm{GTO}^{\text {™ }}$ | OPTOLOGIC ${ }^{\circledR}$ | SPM ${ }^{\text {™ }}$ | VCX ${ }^{\text {™ }}$ |
| Build it $\mathrm{Now}^{\text {TM }}$ | $\mathrm{HiSeC}^{\text {m }}$ | OPTOPLANAR ${ }^{\text {TM }}$ | Stealth ${ }^{\text {TM }}$ | Wire ${ }^{\text {TM }}$ |
| CoolFET ${ }^{\text {TM }}$ | $1^{2} \mathrm{C}^{\text {TM }}$ | PACMAN ${ }^{\text {TM }}$ | SuperFET ${ }^{\text {TM }}$ |  |
| CROSSVOLT ${ }^{\text {TM }}$ | $i-L^{\text {TM }}$ | POP ${ }^{\text {TM }}$ | SuperSOT ${ }^{\text {TM }}$-3 |  |
| DOME ${ }^{\text {™ }}$ | ImpliedDisconnect ${ }^{\text {TM }}$ | Power247 ${ }^{\text {TM }}$ | SuperSOT ${ }^{\text {TM }}$-6 |  |
| EcoSPARK ${ }^{\text {™ }}$ | IntelliMAX ${ }^{\text {TM }}$ | PowerEdge ${ }^{\text {TM }}$ | SuperSOT ${ }^{\text {TM }}$-8 |  |
| $\mathrm{E}^{2} \mathrm{CMOS}^{\text {™ }}$ | ISOPLANAR ${ }^{\text {TM }}$ | PowerSaver ${ }^{\text {TM }}$ | SyncFET ${ }^{\text {TM }}$ |  |
| EnSigna ${ }^{\text {TM }}$ | LittleFET ${ }^{\text {™ }}$ | PowerTrench ${ }^{\text {® }}$ | TCM ${ }^{\text {™ }}$ |  |
| FACT ${ }^{\text {TM }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | QFET ${ }^{\text {® }}$ | TinyBoost ${ }^{\text {TM }}$ |  |
| FAST ${ }^{\text {® }}$ | MicroFET ${ }^{\text {TM }}$ | QS ${ }^{\text {TM }}$ | TinyBuck ${ }^{\text {TM }}$ |  |
| FASTr ${ }^{\text {TM }}$ | MicroPak ${ }^{\text {TM }}$ | QT Optoelectronics ${ }^{\text {TM }}$ | TinyPWM ${ }^{\text {mM }}$ |  |
| FPS ${ }^{\text {TM }}$ | MICROWIRE ${ }^{\text {TM }}$ | Quiet Series ${ }^{\text {TM }}$ | TinyPower ${ }^{\text {TM }}$ |  |
| FRFET ${ }^{\text {TM }}$ | MSX ${ }^{\text {TM }}$ | RapidConfigure ${ }^{\text {TM }}$ | TinyLogic ${ }^{\text {® }}$ |  |
|  | MSXPro ${ }^{\text {TM }}$ | RapidConnect ${ }^{\text {TM }}$ | TINYOPTO ${ }^{\text {™ }}$ |  |
| Across the board. Around the world. ${ }^{\text {TM }}$The Power Franchise ${ }^{\text {® }}$ |  | $\mu$ SerDes ${ }^{\text {TM }}$ | TruTranslation ${ }^{\text {TM }}$ |  |
|  |  | ScalarPump ${ }^{\text {TM }}$ | UHC ${ }^{\text {™ }}$ |  |
| Programmable Active Droop ${ }^{\text {™ }}$ |  |  |  |  |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or In Design | This datasheet contains the design specifications for <br> product development. Specifications may change in <br> any manner without notice. |
| Preliminary | Full Production | This datasheet contains preliminary data, and <br> supplementary data will be published at a later date. <br> Fairchild Semiconductor reserves the right to make <br> changes at any time without notice to improve <br> design. |
| No Identification Needed | This datasheet contains final specifications. Fairchild <br> Semiconductor reserves the right to make changes at <br> any time without notice to improve design. |  |
| Obsolete | Not In Production | This datasheet contains specifications on a product <br> that has been discontinued by Fairchild semiconductor. |
| The datasheet is printed for reference information only. |  |  |


[^0]:    Moisture sensitivity level for all parts is MSL－1

